

ERRATA

- REV 2:
- Q6 oriented backward on PCB (fixed in r2.1)
  - RESET (SW1) falling edge can trigger TPS2421 FLT (Too much inrush? TPS2421 does not re-enter SOA protect mode? Are the supply soft starts and inverter delays inactive on reset? Filter inductors causing Vout / Vin disagreement?)

NOTES

Assembling 3314J trimpots connected to GND on 2oz plane via hot air caused degradation of trimpot linearity. Hand-assemble with iron, try hot air + preheating hot plate, or use a more durable trimpot in the future.

TODO: Consider replacing RV1 and RV3 with 5-turn 3214W-1-102E to make it easier to dial in voltage rails more precisely.




GS-101-PWR rev 2.1


Input: ±15V 4A (60W) DC  
Output: Linear regulated ±12VDC, 48W (3A @ +12V, 1A @ -12V)

Sheet: /  
File: GS-101-PWR v2.kicad\_sch

Title:

Size: A4 Date: Rev: 2.1  
KiCad E.D.A. 8.0.8 Id: 1/6





Nominal Vin 14.5–15.0V  
 Overvoltage fault > 15.8V  
 Total nominal I<sub>IN</sub> ≤ 4.0A  
 eFuse I<sub>set</sub> = 4.12, I<sub>lim</sub> = 5.3A  
 I<sub>hardfault</sub> = 8.2A  
 Latch-off on fault

V<sub>OUT</sub> = V<sub>IN</sub> - 200mV  
 (R<sub>DS(ON, max)</sub> = 50Ω, I<sub>out</sub> = 4.0A)

OVLO detect circuit:  
 R11/R10 sets +ve in @ 6V if VIN > 15.75V  
 +ve > -ve pulls EN to 3.7V+ and shuts off eFuse.  
 (Zener err means OVLO triggers @ 15.80–16.45V)

At VIN=15.0V, +ve = 5.58V and EN  
 pulls to GND thru LM211 (V<sub>L</sub> = 0.1V).


SW1 shorts +ve to VIN and disables eFuse  
 for momentary reset.

C2 (10nF) softens reaction time to require  
 overvoltage transient to last > -500uSec (< 2 kHz)

RSET = 29.4k:  
 Fault threshold 6.1A  
 Hard limit 7.8–10.0A


CCT = 1uF  
 Fault trip time 40ms  
 CT reset time 885ms

Indicator LEDs draw from input power  
 via PMOS transistors, enabled by  
 FLT or PG pulled low by either eFuse.



EN pulled high during  
 overvoltage condition

V<sub>OUT</sub> = V<sub>IN</sub> - 200mV  
 (R<sub>DS(ON, max)</sub> = 50Ω, I<sub>out</sub> = 4.0A)




## eFuse protection

UVLO, OVLO, current limiting

Sheet: /eFuse Protection/  
 File: eFuse.kicad\_sch

<b>Title:</b>			
Size: A4	Date:		
KiCad E.D.A. 8.0.8		Rev:	Id: 2/6



## +12V regulator, 3A

Sheet: /+12V regulator/  
File: reg12v.kicad\_sch


### Title:

Size: A4  
KiCad E.D.A. 8.0.8

Date:


Rev:

Id: 3/6



LM3478 Start delay -  
Connects to FA/SD through  
sw freq resistor.  
 $V(R_{FA}) < 7V$  (abs max)  
Calculated  $t_{delay} = 13ms$   
(Measured  $t_d = 22ms$ )

LM3478-based  $f_{sw}=0.86MHz$  Cuk converter for  $-13.5V$   
Duty cyc. =  $-V_{out} / (V_{in} - V_{out}) = 47\%$   
Ripple =  $14.3V / (2 * 56uH) * (0.47) * 1 / 0.86MHz = \pm 70mA$



$f_0=41$  kHz,  $Q=0.69$   
(for  $R_{LOAD} = 10\Omega$ )

Mount 4.7uF caps close  
to inductor, not VIN

$R_{FA} = 4.503 \times 10^{11} \times f_{sw}^{-1.26}$   
 $f_{sw} = 860kHz \Rightarrow R_{FA} = 15k\Omega$

Switch FET:  
FET  $R_{ds, on} = 20m\Omega$   
 $V_{FET, DS} > V_{in} + |V_{out}| \dots > 30V$   
 $I_{FET, max} > I_{sw, peak} \dots > 2A$   
 $P_{FET} = 425mW$  (LM3478 eq. 28, 29)

$I_{out, max} = 1A$   
 $I_{sw, peak} = 2.03A$  (LM2611 eq. 6)  
 $I_{sw, rms} = 1.34A$  (LM3478 eq. 38)  
 $V_{SENSE} = 162mV$  (LM3478 fig. 7)  
 $V_{SL, typ} = 92mV$  (LM3478)  
 $\Rightarrow R_{sen} = 60$  m $\Omega$  (LM3478 eq. 48)  
 $V_{oclo} = 250mV$  min (343mV typ)  
 $\Rightarrow I_{sc} = 4.17A$  min (5.72A typ.)

Type II Compensation:

$A_c = 29.4$  dB (SNVA405A, eq. 18)  
 $R_{f1} = 9.4k$   
 $R_{f2} = 33k$   
 $R_o = 47.5$  k $\Omega$  (LM3478 spec)

Set comp zero to 500 Hz (2x load pole)

$C_{c1} = 47nF$   
 $R_{c1} = 6.8k\Omega$   
 $C_{c2} = 10nF$   
(via TI Power Designer 5)

Sim results:  
=====


Bode plot:  
-  $f_{co} = 3.4$  kHz (Actual test results indicate  $f_{co} \sim 10kHz.$ )  
- phase margin 85°  
- gain margin 27 dB

CCM at  $I_{out} > 68mA$   
Output ripple @ 100mA load: 20 mVpp

$V_b$  overvoltage protection @ 1.31V (1.26V + 50mV)  
 $V_{out, ovp} = 1.31 * (9.4k + 33k) / (33k) * 100k / 12k$   
 $V_{out, ovp} = 14.03V$

$f_{RHPZ} = 1 / (2\pi) \sqrt{(1 - D) / (L_1 * C_{cuk})}$  (slvafj7 eq. 8)  
 $f_{RHPZ} = 10.4$  kHz

See also TI reference design PMP30487  
(Low noise -36V 50W Cuk converter via LM5022)




Termination: sloa277b \$7.2.

## -13V, 1A Inverting Cuk regulator

RV2 allows operation in  $-12.7V$  to  $-14V$ .  
Select lowest  $V_{out}$  that allows LDO to operate.  
Empirical testing suggests  $-13.25V$  is a good target.

Sheet: /15V to -13.5V inverter/  
File: cuk\_inverter.kicad\_sch

<b>Title:</b>		<b>Rev:</b>	
Size: A4	Date:		
KiCad E.D.A. 8.0.8			Id: 4/6



## -12V regulator, 1A

Sheet: /-12V regulator/  
 File: reg-12v.kicad\_sch

### Title:

Size: A4  
 KiCad E.D.A. 8.0.8

Date:


Rev:

Id: 5/6

12VIND Vcc+


-12VIND Vcc-

Module-level bulk decoupling.  
Electrolytic caps 25V min.




Power distributed to other PCBs/modules  
thru Molex MicroFit 3.0 3-pin c'tor  
MPN 043650-0316



Mates with Molex F--F 3-pin cable assy  
MPN 2147502032 (300mm)  
or MPN 2147502033 (600mm)



Anti-latch-up protection  
& Pwr-good LEDs



Bench test header pin I/Os



Sheet: /Output hookup/  
File: output.kicad\_sch

**Title:**

Size: A4

Date:

KiCad E.D.A. 8.0.8

**Rev:**

Id: 6/6